## Vidyavardhini's College of Engineering & Technology, Vasai Department of Computer Engineering Academic Year 2020-21

Sub: Microprocessor (CSC501)

Year/Sem:- TE/ Sem V Max. Marks: 50

Q.No.	Questions	Mark
		s
1	The size of each segment in 8086 is:	2
	a)64KB	
	b)24KB	
	c)50KB	
	d)16KB	
2	Which register containing the 8086/8088 flag ?	2
	a) Status register	
	b) Stack register	
	c)Flag register	
	d) Stand register	
3	The pin configuration of 8086 is available in the:	2
	a)40 pin	
	b)50 pin	
	c)30 pin	
	d)20 pin	
4	The BIU contains FIFO register of size bytes	2
	a)8	
	b)6	
	c)4	
	d)12	
5	Which of the following instruction is not valid?	2
	a) MOV AX, BX	
	b) MOV DS, 5000H	
	c) MOV AX, 5000H	
	d) PUSH AX	
6	The instructions that involve various string manipulation	2
	operations are	
	a) branch instructions	
	b) flag manipulation instructions	

	c) shift and rotate instructions	
	d) string instructions	
7	The instruction that pushes the contents of the specified	2
	register/memory location on to the stack is	
	a) PUSHF	
	b) POPF	
	c) PUSH	
	d) POP	
8	The instructions that are used for reading an input port and	2
	writing an output port respectively are	
	a) MOV, XCHG	
	b) MOV, IN	
	c) IN, MOV	
	d) IN, OUT	
9	The instruction that is used for finding out the codes in case of	2
	code conversion problems is	
	a) XCHG	
	b) XLAT	
	c) XOR	
	d) JCXZ	
10	The instruction that pushes the flag register on to the stack is	2
	a) PUSH	
	b) POP	
	c) PUSHF	
	d) POPF	
11	The type of the interrupt may be passed to the interrupt structure	2
	of CPU from	
	a) interrupt service routine	
	b) stack	
	c) interrupt controller	
	d) interrupt non controller	
12	At the end of ISR, the instruction should be	2
	a) END	
	b) ENDS	
	c) IRET	
	d) INTR	
13	After every response to the single step interrupt the flag that is	2
	cleared is	
	a) IF (Interrupt Flag)	
	b) TF (Trap Flag)	
	c) OF (Overflow Flag)	
	d) None of the mentioned	
14	Port C of 8255 can function independently as	2
	a) input port	

	b) output port	
	c) either input or output ports	
	d) both input and output ports	
15	If A1=0, A0=1 then the input read cycle is performed from	2
	a) port A to data bus	
	b) port B to data bus	
	c) port C to data bus	
	d) CWR to data bus	
16	The pin that clears the control word register of 8255 when enabled	2
	is	
	a) CLEAR	
	b) SET	
	c) RESET	
	d) CLK	
17	In control word register, if SC1=0 and SC0=1, then the counter	2
	selected is	
	a) counter 0	
	b) counter 1	
	c) counter 2	
	d) counter 3	
18	In 8257 (DMA), each of the four channels has	2
	a) a pair of two 8-bit registers	
	b) a pair of two 16-bit registers	
	c) one 16-bit register	
	d) one 8-bit register	
19	In 8257 register format, the selected channel is disabled after the	2
	terminal count condition is reached when	
	a) Auto load is set	
	b) Auto load is reset	
	c) TC STOP bit is reset	
	d) TC STOP bit is set	
20	The 80386DX has an address bus of	2
	a) 8 address lines	
	b) 16 address lines	
	c) 32 address lines	
	d) 64 address lines	
21	The number of debug registers that are available in 80386, for	2
	hardware debugging and control is	
	a) 2	
	b) 4	
	c) 8	
	d) 16	
22	80386DX is available in a grid array package of	2
	a) 64 pin	
		1

	b) 128 pin	
	c) 132 pin	
	d) 142 pin	
23	In Pentium's superscalar architecture, the number of instructions	2
	that are executed per clock cycle is	
	a) 1	
	b) 2	
	c) 3	
	d) 4	
24	The throughput of a super scalar processor is	2
	a) less than 1	
	b) 1	
	c) More than 1	
	d) Not Known	
25	The plays a very vital role in case of super scalar processors.	2
	a) Compilers	
	b) Motherboard	
	c) Memory	
	d) Peripherals	